Adding more dma tests

sources/Debugger/CPU/CPUDebug.cpp

@@ -137,7 +137,7 @@ namespace ComSquare::Debugger
 	{
 		this->_isPaused = !this->_isPaused;
 		if (this->_isPaused)
-			this->_ui.actionPause->setText("Resume");
+			this->_ui.actionPause->setText("Continue");
 		else
 			this->_ui.actionPause->setText("Pause");
 		this->_updateDisassembly(this->_registers.pac);

tests/CPU/testDMA.cpp

@@ -88,4 +88,52 @@ Test(DMA, VramWriteInvertedOrder)
 		uint16_t value = snes.ppu->vram->_data[0x2000 * 2 + i * 2] | (snes.ppu->vram->_data[0x2000 * 2 + i * 2 + 1] << 8);
 		cr_assert_eq(value, (uint16_t)i, "The memory at %x should be %x but it was %x", 0x2000 + i, (uint16_t)i, value);
 	}
+}
+
+Test(DMA, WRamToVRAM)
+{
+	Init()
+	for (unsigned i = 0; i < 0x400; i++) {
+		snes.wram->_data[i * 2] = i;
+		snes.wram->_data[i * 2 + 1] = i >> 8;
+	}
+
+	// Transferring $800 bytes from WRAM ($00) to VRam ($2000) via DMA channel 0
+
+	// Setting VRam address (since this is an indirect write)
+	snes.bus->write(0x2115, 0b10000000);
+	snes.bus->write(0x2117, 0);
+	snes.bus->write(0x2116, 0);
+
+	snes.bus->write(0x4301, 0x18);
+	cr_assert_eq(snes.cpu->_dmaChannels[0]._port, 0x18,  "The dma's b port was $%x but it should have been $18.", snes.cpu->_dmaChannels[0]._port);
+	snes.bus->write(0x4304, 0x7E);
+	snes.bus->write(0x4303, 0x00);
+	snes.bus->write(0x4302, 0x00);
+	cr_assert_eq(snes.cpu->_dmaChannels[0]._aAddress.raw, 0x7E0000,  "The dma's a address was $%x but it should have been $7E0000.", snes.cpu->_dmaChannels[0]._aAddress.raw);
+	snes.bus->write(0x4306, 0x08);
+	snes.bus->write(0x4305, 0);
+	cr_assert_eq(snes.cpu->_dmaChannels[0]._count.raw, 0x0800,  "The dma's count was $%x but it should have been $0800.", snes.cpu->_dmaChannels[0]._count.raw);
+	snes.bus->write(0x4300, 1);
+	cr_assert_eq(snes.cpu->_dmaChannels[0]._controlRegister.direction, CPU::DMA::AtoB, "Direction should have been 0 (A to B) but it was %x.", snes.cpu->_dmaChannels[0]._controlRegister.direction);
+	cr_assert_eq(snes.cpu->_dmaChannels[0]._controlRegister._, 0, "The unused byte should be 0.");
+	cr_assert_eq(snes.cpu->_dmaChannels[0]._controlRegister.increment, 0, "The increment byte should be set to 0.");
+	cr_assert_eq(snes.cpu->_dmaChannels[0]._controlRegister.fixed, 0, "The increment byte should be set to 0.");
+	cr_assert_eq(snes.cpu->_dmaChannels[0]._controlRegister.mode, CPU::DMA::TwoToTwo, "The DMA mode should have been TwoToTwo (%%001) but it was) $%x", snes.cpu->_dmaChannels[0]._controlRegister.mode);
+	cr_assert_eq(snes.cpu->_dmaChannels[0].enabled, false, "The DMA channel should be disabled.");
+	// Enabling DMA's channel 0
+	snes.bus->write(0x420B, 1);
+	cr_assert_eq(snes.cpu->_dmaChannels[0].enabled, true, "The DMA channel should be enabled.");
+	// TODO There is an overhead of 12-24 cycles for the whole transfer. How should I know how many cycles there is?
+	auto cycles = snes.cpu->_dmaChannels[0].run(1000000);
+	cr_assert_eq(cycles, 8 + 8 * 0x800, "The dma should take $4008 cycles but it took $%x.", cycles);
+	cr_assert_eq(snes.cpu->_dmaChannels[0]._count.raw, 0, "The dma count should be 0 but it was $%x.", snes.cpu->_dmaChannels[0]._count.raw);
+	cr_assert_eq(snes.cpu->_dmaChannels[0]._aAddress.raw, 0x7E0800, "The dma count should be $7E0800 but it was $%x.", snes.cpu->_dmaChannels[0]._aAddress.raw);
+	cr_assert_eq(snes.cpu->_dmaChannels[0]._port, 0x18, "The dma count should be $18 but it was $%x.", snes.cpu->_dmaChannels[0]._port);
+	cr_assert_eq(snes.ppu->_registers._vmadd.vmadd, 0x0400, "The vram address should be $400 but it was %x.", snes.ppu->_registers._vmadd.vmadd);
+	for(unsigned i = 0; i < 0x400; i++) {
+		uint16_t value = snes.ppu->vram->_data[i * 2] | (snes.ppu->vram->_data[i * 2 + 1] << 8);
+		cr_assert_eq(value, i, "The memory at %x should be %x but it was %x", i, i, snes.ppu->vram->_data[i]);
+	}
+	cr_assert_eq(snes.cpu->_dmaChannels[0].enabled, false, "The DMA channel should be disabled.");
 }