Anonymus Raccoon
|
c38b100c14
|
Creating the structures of the register viewer
|
2020-05-29 18:52:58 +02:00 |
|
Anonymus Raccoon
|
627fac8f2d
|
Fixing the PHA
|
2020-05-28 03:45:37 +02:00 |
|
Anonymus Raccoon
|
291426a392
|
Handling a basic DMA
|
2020-05-27 18:52:11 +02:00 |
|
Anonymus Raccoon
|
73b84b1925
|
Fixing the RTS/RTL swap
|
2020-05-27 16:39:03 +02:00 |
|
Anonymus Raccoon
|
0af0db6d66
|
Merging master
|
2020-05-27 16:11:59 +02:00 |
|
Anonymus Raccoon
|
4c965e916f
|
Mapping the DMA's channels to the bus
|
2020-05-27 15:04:01 +02:00 |
|
Anonymus Raccoon
|
2c3cf61dbb
|
Merge branch 'Debugger' of github.com:AnonymusRaccoon/ComSquare into CPU
|
2020-05-14 17:58:00 +02:00 |
|
Anonymus Raccoon
|
5f0ed5f561
|
Adding the WAI and handling NMI & IRQ interrupts
|
2020-05-14 17:37:06 +02:00 |
|
Anonymus Raccoon
|
c6e4cd1702
|
Fixing a segfault with the bus & cpu's debugger together
|
2020-05-14 15:51:48 +02:00 |
|
Anonymus Raccoon
|
8240fbd54c
|
Implementing MVP
|
2020-05-14 01:06:29 +02:00 |
|
Anonymus Raccoon
|
d0e4caf12e
|
Implementing MVN
|
2020-05-13 23:12:31 +02:00 |
|
Anonymus Raccoon
|
7fe28a8bcc
|
Implemnting the STP
|
2020-05-13 19:14:53 +02:00 |
|
Anonymus Raccoon
|
051d1d7596
|
Adding PEA
|
2020-05-13 18:19:21 +02:00 |
|
Anonymus Raccoon
|
fea20fee70
|
Implemnting PEI
|
2020-05-13 18:10:56 +02:00 |
|
Anonymus Raccoon
|
876b78a5c9
|
Implementing PER
|
2020-05-13 17:52:47 +02:00 |
|
Anonymus Raccoon
|
b29d1c4216
|
Implementing TRB
|
2020-05-13 17:04:14 +02:00 |
|
Anonymus Raccoon
|
4c4cc6b655
|
Implementing ROR
|
2020-05-13 16:35:13 +02:00 |
|
Anonymus Raccoon
|
deab98dac0
|
Implementing ROL
|
2020-05-13 14:58:37 +02:00 |
|
Anonymus Raccoon
|
475986580d
|
Implementing LSR
|
2020-05-13 14:39:46 +02:00 |
|
Anonymus Raccoon
|
66f82dc5f0
|
Implementing ASL
|
2020-05-13 14:11:58 +02:00 |
|
Anonymus Raccoon
|
abe445d202
|
Adding the BIT instruction
|
2020-04-28 23:12:43 +02:00 |
|
Anonymus Raccoon
|
b6616e2031
|
Merge branch 'master' of github.com:AnonymusRaccoon/ComSquare into Debugger
|
2020-04-28 21:28:46 +02:00 |
|
Anonymus Raccoon
|
ab59fac0fc
|
Oups
|
2020-04-28 21:26:53 +02:00 |
|
Anonymus Raccoon
|
88a6c5a096
|
Solving a bug with the bus when enabling/disabling a debugger
|
2020-04-28 21:20:16 +02:00 |
|
Anonymus Raccoon
|
26ea447f24
|
Implementing the XBA
|
2020-04-08 17:13:00 +02:00 |
|
Anonymus Raccoon
|
d0455b46e2
|
Solving branching instructions addressing mode
|
2020-04-08 11:49:37 +02:00 |
|
Anonymus Raccoon
|
5485534006
|
Adding TSB
|
2020-04-08 11:17:47 +02:00 |
|
Anonymus Raccoon
|
a9eca0f039
|
Implementing TXY and TYX
|
2020-04-08 11:12:45 +02:00 |
|
Anonymus Raccoon
|
f35427f28a
|
Adding most of the transfer instructions
|
2020-04-07 22:40:53 +02:00 |
|
Anonymus Raccoon
|
a40bfd1c3c
|
Implementing the EOR
|
2020-04-06 18:37:11 +02:00 |
|
Anonymus Raccoon
|
f675e45385
|
Implementing DEC
|
2020-04-06 18:05:00 +02:00 |
|
Anonymus Raccoon
|
5ded0b44e8
|
Implementing the INC
|
2020-04-06 17:59:25 +02:00 |
|
Anonymus Raccoon
|
724a2ca616
|
Implementing the AND
|
2020-04-06 17:29:06 +02:00 |
|
Anonymus Raccoon
|
055e7d29bd
|
Cleaning up the CPX/CPY/INX/INY
|
2020-04-06 17:19:04 +02:00 |
|
Anonymus Raccoon
|
83b8c83e6e
|
Implementing the CMP
|
2020-04-06 17:12:12 +02:00 |
|
Anonymus Raccoon
|
218935b5bb
|
Reworking the instruction history
|
2020-04-04 23:17:31 +02:00 |
|
Anonymus Raccoon
|
84f964111c
|
Implementing the RTS/RTL
|
2020-04-03 22:32:39 +02:00 |
|
Anonymus Raccoon
|
1feab12fec
|
Fixing the BRK/COP
|
2020-04-03 22:23:54 +02:00 |
|
Anonymus Raccoon
|
d73d570139
|
Implementing the ORA
|
2020-04-03 15:51:35 +02:00 |
|
Anonymus Raccoon
|
9f8ae6cb08
|
Implementing DEX & DEY
|
2020-04-03 15:14:19 +02:00 |
|
Anonymus Raccoon
|
7407c3cfaa
|
Implementing missing addressings modes inside the debugger
|
2020-04-03 14:32:18 +02:00 |
|
Anonymus Raccoon
|
b090a7d036
|
Implementing the absolute indirect long addressing mode
|
2020-04-03 13:51:05 +02:00 |
|
Anonymus Raccoon
|
4fb577f65d
|
Implementing auto scroll
|
2020-03-28 22:51:28 +01:00 |
|
Anonymus Raccoon
|
9be49e283d
|
Solving timing issues
|
2020-03-28 20:47:13 +01:00 |
|
Anonymus Raccoon
|
da637ed3e4
|
Implementing a basic dissasembly, emulation of the x and m flags are not present yet
|
2020-03-27 00:02:32 +01:00 |
|
Anonymus Raccoon
|
c9a40be3e2
|
Fixed a missunderstanding of the pbr use
|
2020-03-26 23:54:10 +01:00 |
|
Anonymus Raccoon
|
80ebfa8064
|
Finishing the array of instruction, it now works well
|
2020-03-26 22:19:16 +01:00 |
|
Anonymus Raccoon
|
bd948b520c
|
Implementing an array of instructions with method's pointer for the CPU (it does not work well for now
|
2020-03-26 03:39:55 +01:00 |
|
Anonymus Raccoon
|
40f843da75
|
Adding filters
|
2020-03-24 21:06:54 +01:00 |
|
Anonymus Raccoon
|
95f17c06a8
|
Finishing to clean tests and adding the start of the bus logger
|
2020-03-24 01:53:45 +01:00 |
|