mirror of
https://github.com/zoriya/abyss.git
synced 2025-12-06 06:36:16 +00:00
Compare commits
14 Commits
2bc6109fb1
...
v2.0.0-rc0
| Author | SHA1 | Date | |
|---|---|---|---|
| 25a6a61606 | |||
| a2f4ab6a17 | |||
| ae58943461 | |||
| fedcacb8e1 | |||
| d33836f8ed | |||
| 0bde732e80 | |||
| bc2becb226 | |||
| 41808eb30d | |||
| 3c542fae19 | |||
| 0c4da3232c | |||
| 18c2d11309 | |||
| a494570c97 | |||
| f502de9845 | |||
| 1ed8bc3c14 |
22
README.md
22
README.md
@@ -4,16 +4,24 @@ A 32 key split keyboard with a low pinky column.
|
||||
|
||||
## Components
|
||||
|
||||
- 2x - [Seed Xiao nRF54L15 - mcu](https://www.seeedstudio.com/XIAO-nRF54L15-p-6493.html)
|
||||
- 2x - [1208YD - reset button - 6x6x7mm](https://fr.aliexpress.com/item/1005003938985112.html?spm=a2g0o.order_list.order_list_main.5.21ef1802F8o6h5&gatewayAdapt=glo2fra)
|
||||
- 2x - [401030 Li-Po Batter - 4x10x30mm battery](https://www.ebay.com/itm/171812433827)
|
||||
- 16x - 3x6mm magnets
|
||||
- 16x - ??mm m2 screws
|
||||
- 4x - ??mm m2 inserts
|
||||
| Count | Part name | Size/Remark |
|
||||
| :---: | :-------------- | :------ |
|
||||
| 2x | [Seed Xiao nRF54L15 - mcu](https://www.seeedstudio.com/XIAO-nRF54L15-p-6493.html) | |
|
||||
| 2x | [1208YD - reset button](https://fr.aliexpress.com/item/1005003938985112.html?spm=a2g0o.order_list.order_list_main.5.21ef1802F8o6h5&gatewayAdapt=glo2fra) | 6x6x7mm |
|
||||
| 2x | [401030 Li-Po Battery](https://www.ebay.com/itm/171812433827) | 4x10x30mm |
|
||||
| 32x | choc switch | i use [sunsets](https://lowprokb.ca/products/sunset-tactile-choc-switches) |
|
||||
| 30x | 1u choc keycaps | i use [pom](https://splitkb.com/products/moergo-pom-mbk-profile-keycaps?variant=42898367152387) |
|
||||
| 2x | 1.5u choc keycaps | i use [pom](https://splitkb.com/products/moergo-pom-mbk-profile-keycaps?variant=42898363121923) |
|
||||
| 32x | hotswap chock sockets | |
|
||||
| 32x | diodes | |
|
||||
| 14x | magnets | [3x6mm](https://fr.aliexpress.com/item/1005009749865836.html?spm=a2g0o.productlist.main.4.8f495a87hERO5z&aem_p4p_detail=2025090200253513397462527170450001691232&algo_pvid=d669c3cc-aed3-4bd4-ba88-e64dcd74e6d6&algo_exp_id=d669c3cc-aed3-4bd4-ba88-e64dcd74e6d6-3&pdp_ext_f=%7B%22order%22%3A%22203%22%2C%22eval%22%3A%221%22%7D&pdp_npi=6%40dis%21EUR%211.89%211.99%21%21%2115.43%2116.23%21%40211b80c217567979355886011e4c82%2112000050041297762%21sea%21FR%216456897154%21X%211%210%21n_tag%3A-29911%3Bd%3Ac0ddd88%3Bm03_new_user%3A-29895%3BpisId%3A5000000182983472&curPageLogUid=o4PrJKXV8h5n&utparam-url=scene%3Asearch%7Cquery_from%3A%7Cx_object_id%3A1005009749865836%7C_p_origin_prod%3A&search_p4p_id=2025090200253513397462527170450001691232_2) |
|
||||
| 6x | magnets | [1x6mm](https://www.aliexpress.us/item/3256809531283174.html?spm=a2g0o.productlist.main.4.40ba51212c0Deo&aem_p4p_detail=202509010522466451792268114080006371275&algo_pvid=7e6d70c3-9fac-491e-ad4b-6f626d5bf2e2&algo_exp_id=7e6d70c3-9fac-491e-ad4b-6f626d5bf2e2-3&pdp_ext_f=%7B%22order%22%3A%221%22%2C%22eval%22%3A%221%22%7D&pdp_npi=6%40dis%21USD%214.46%213.21%21%21%214.46%213.21%21%402103868817567293667515955e9050%2112000049939869309%21sea%21US%210%21ABX%211%210%21n_tag%3A-29910%3Bd%3A8c8b81cd%3Bm03_new_user%3A-29895&curPageLogUid=1SsSuJ8YjbqV&utparam-url=scene%3Asearch%7Cquery_from%3A%7Cx_object_id%3A1005009717597926%7C_p_origin_prod%3A&search_p4p_id=202509010522466451792268114080006371275_1) |
|
||||
| 4x | m2 screws | 4/6/8mm, |
|
||||
| 4x | m2 standoff | [<6mm wide, 6mm height](https://www.aliexpress.us/item/3256804230166399.html?spm=a2g0o.productlist.main.6.3a56Op21Op215V&algo_pvid=0788da77-fa40-49b3-9d72-f4cf68a2b90f&algo_exp_id=0788da77-fa40-49b3-9d72-f4cf68a2b90f-5&pdp_ext_f=%7B%22order%22%3A%22229%22%2C%22eval%22%3A%221%22%7D&pdp_npi=6%40dis%21USD%212.35%210.99%21%21%212.35%210.99%21%40211b655217567292930196247e11b4%2112000029108517137%21sea%21US%210%21ABX%211%210%21n_tag%3A-29910%3Bd%3A8c8b81cd%3Bm03_new_user%3A-29895%3BpisId%3A5000000174221208&curPageLogUid=uw39hgxJul2o&utparam-url=scene%3Asearch%7Cquery_from%3A%7Cx_object_id%3A1005004416481151%7C_p_origin_prod%3A#nav-description)|
|
||||
|
||||
## Info
|
||||
|
||||
Case height: 1.6mm (pcb) + 3.1mm (hotswap socket) + 5.5mm (choc size on top of the pcb)
|
||||
Case height: 10.5mm -> 1.6mm (pcb) + 3.1mm (hotswap socket) + 5.5mm (choc size on top of the pcb)
|
||||
|
||||
## Keymap
|
||||
|
||||
|
||||
BIN
case/case.FCStd
BIN
case/case.FCStd
Binary file not shown.
@@ -403,7 +403,7 @@
|
||||
)
|
||||
(fp_rect
|
||||
(start -2.274962 3.063962)
|
||||
(end 2.275038 5.563962)
|
||||
(end 2.275038 4.763962)
|
||||
(stroke
|
||||
(width 0.05)
|
||||
(type default)
|
||||
@@ -434,6 +434,19 @@
|
||||
(layer "User.1")
|
||||
(uuid "2186e2c7-7c94-4959-b312-e871f2c3e1e4")
|
||||
)
|
||||
(fp_text user "3V3/VCC"
|
||||
(at 5.3 -2.2 0)
|
||||
(unlocked yes)
|
||||
(layer "F.SilkS")
|
||||
(uuid "01139bd9-8811-4a1b-8e10-a70b31bea41d")
|
||||
(effects
|
||||
(font
|
||||
(size 0.3 0.3)
|
||||
(thickness 0.0375)
|
||||
)
|
||||
(justify left bottom)
|
||||
)
|
||||
)
|
||||
(fp_text user "D3/C1"
|
||||
(at -7.3 0.3 0)
|
||||
(unlocked yes)
|
||||
@@ -611,11 +624,11 @@
|
||||
(uuid "1c55721a-392c-4254-82c5-e929ecd6faa9")
|
||||
)
|
||||
(pad "1" smd oval
|
||||
(at -8.907962 -7.556038 90)
|
||||
(at 9.000038 -7.556038 270)
|
||||
(size 1.626 3)
|
||||
(layers "B.Cu" "B.Mask" "B.Paste")
|
||||
(solder_mask_margin 0.05)
|
||||
(uuid "eb2c2c17-94fa-424d-b0b3-01027ac7e7de")
|
||||
(uuid "3bc19e5d-c3b9-4f68-8b2d-a5ae294cf29a")
|
||||
)
|
||||
(pad "2" smd oval
|
||||
(at -8.907962 -5.016038 90)
|
||||
@@ -625,11 +638,11 @@
|
||||
(uuid "704ee6cc-e810-49ab-9290-925a320a6d81")
|
||||
)
|
||||
(pad "2" smd oval
|
||||
(at -8.907962 -5.016038 90)
|
||||
(at 9.000038 -5.016038 270)
|
||||
(size 1.626 3)
|
||||
(layers "B.Cu" "B.Mask" "B.Paste")
|
||||
(solder_mask_margin 0.05)
|
||||
(uuid "f9746368-1452-4a2b-b715-2c08aaa7a8f0")
|
||||
(uuid "8b1d3d30-e692-444b-8b25-11509bd41573")
|
||||
)
|
||||
(pad "3" smd oval
|
||||
(at -8.907962 -2.476038 90)
|
||||
@@ -639,11 +652,11 @@
|
||||
(uuid "4e298f86-15ef-4963-aab1-1270ef47e597")
|
||||
)
|
||||
(pad "3" smd oval
|
||||
(at -8.907962 -2.476038 90)
|
||||
(at 9.000038 -2.476038 270)
|
||||
(size 1.626 3)
|
||||
(layers "B.Cu" "B.Mask" "B.Paste")
|
||||
(solder_mask_margin 0.05)
|
||||
(uuid "923f549d-a9d2-4948-b9d9-96bd890774b4")
|
||||
(uuid "c6670a4a-53b4-4ad5-a628-007ef1f631d0")
|
||||
)
|
||||
(pad "4" smd oval
|
||||
(at -8.907962 0.063962 90)
|
||||
@@ -757,6 +770,13 @@
|
||||
(solder_mask_margin 0.05)
|
||||
(uuid "ae3f2035-988e-442b-964d-6b4f87056376")
|
||||
)
|
||||
(pad "12" smd oval
|
||||
(at -8.907962 -2.476038 90)
|
||||
(size 1.626 3)
|
||||
(layers "B.Cu" "B.Mask" "B.Paste")
|
||||
(solder_mask_margin 0.05)
|
||||
(uuid "923f549d-a9d2-4948-b9d9-96bd890774b4")
|
||||
)
|
||||
(pad "12" smd oval
|
||||
(at 9.000038 -2.476038 270)
|
||||
(size 1.626 3)
|
||||
@@ -764,12 +784,12 @@
|
||||
(solder_mask_margin 0.05)
|
||||
(uuid "ba3029e8-1bb7-4515-99c6-b49cba20718c")
|
||||
)
|
||||
(pad "12" smd oval
|
||||
(at 9.000038 -2.476038 270)
|
||||
(pad "13" smd oval
|
||||
(at -8.907962 -5.016038 90)
|
||||
(size 1.626 3)
|
||||
(layers "B.Cu" "B.Mask" "B.Paste")
|
||||
(solder_mask_margin 0.05)
|
||||
(uuid "c6670a4a-53b4-4ad5-a628-007ef1f631d0")
|
||||
(uuid "f9746368-1452-4a2b-b715-2c08aaa7a8f0")
|
||||
)
|
||||
(pad "13" smd oval
|
||||
(at 9.000038 -5.016038 270)
|
||||
@@ -778,12 +798,12 @@
|
||||
(solder_mask_margin 0.05)
|
||||
(uuid "cdc30211-61de-4fda-9a96-b31c9230e38d")
|
||||
)
|
||||
(pad "13" smd oval
|
||||
(at 9.000038 -5.016038 270)
|
||||
(pad "14" smd oval
|
||||
(at -8.907962 -7.556038 90)
|
||||
(size 1.626 3)
|
||||
(layers "B.Cu" "B.Mask" "B.Paste")
|
||||
(solder_mask_margin 0.05)
|
||||
(uuid "8b1d3d30-e692-444b-8b25-11509bd41573")
|
||||
(uuid "eb2c2c17-94fa-424d-b0b3-01027ac7e7de")
|
||||
)
|
||||
(pad "14" smd oval
|
||||
(at 9.000038 -7.556038 270)
|
||||
@@ -792,12 +812,14 @@
|
||||
(solder_mask_margin 0.05)
|
||||
(uuid "8e466c24-9227-4465-8fc7-d38356c715b0")
|
||||
)
|
||||
(pad "14" smd oval
|
||||
(at 9.000038 -7.556038 270)
|
||||
(size 1.626 3)
|
||||
(pad "15" smd roundrect
|
||||
(at -0.999962 5.063962 270)
|
||||
(size 2.5 1.5)
|
||||
(layers "B.Cu" "B.Mask" "B.Paste")
|
||||
(solder_mask_margin 0.05)
|
||||
(uuid "3bc19e5d-c3b9-4f68-8b2d-a5ae294cf29a")
|
||||
(roundrect_rratio 0.25)
|
||||
(solder_mask_margin 0.0254)
|
||||
(thermal_bridge_angle 45)
|
||||
(uuid "10cc64d0-8d23-4439-b5f3-e973b2b30058")
|
||||
)
|
||||
(pad "15" smd roundrect
|
||||
(at 1.000038 5.063962 270)
|
||||
@@ -808,24 +830,6 @@
|
||||
(thermal_bridge_angle 45)
|
||||
(uuid "180e6a64-3faa-4a55-b737-c28d47143933")
|
||||
)
|
||||
(pad "15" smd roundrect
|
||||
(at 1.000038 5.063962 270)
|
||||
(size 2.5 1.5)
|
||||
(layers "B.Cu" "B.Mask" "B.Paste")
|
||||
(roundrect_rratio 0.25)
|
||||
(solder_mask_margin 0.0254)
|
||||
(thermal_bridge_angle 45)
|
||||
(uuid "1bf9bf01-5df3-4852-bd16-42c3a77f21da")
|
||||
)
|
||||
(pad "16" smd roundrect
|
||||
(at -0.999962 5.063962 270)
|
||||
(size 2.5 1.5)
|
||||
(layers "B.Cu" "B.Mask" "B.Paste")
|
||||
(roundrect_rratio 0.25)
|
||||
(solder_mask_margin 0.0254)
|
||||
(thermal_bridge_angle 45)
|
||||
(uuid "10cc64d0-8d23-4439-b5f3-e973b2b30058")
|
||||
)
|
||||
(pad "16" smd roundrect
|
||||
(at -0.999962 5.068962 270)
|
||||
(size 2.5 1.5)
|
||||
@@ -835,6 +839,15 @@
|
||||
(thermal_bridge_angle 45)
|
||||
(uuid "6aab1913-a6f1-4388-960d-70ab68ef556a")
|
||||
)
|
||||
(pad "16" smd roundrect
|
||||
(at 1.000038 5.063962 270)
|
||||
(size 2.5 1.5)
|
||||
(layers "B.Cu" "B.Mask" "B.Paste")
|
||||
(roundrect_rratio 0.25)
|
||||
(solder_mask_margin 0.0254)
|
||||
(thermal_bridge_angle 45)
|
||||
(uuid "1bf9bf01-5df3-4852-bd16-42c3a77f21da")
|
||||
)
|
||||
(pad "17" smd circle
|
||||
(at -1.274962 -6.021038 270)
|
||||
(size 1.5 1.5)
|
||||
|
||||
133
pcb/abyss.kicad_dru
Normal file
133
pcb/abyss.kicad_dru
Normal file
@@ -0,0 +1,133 @@
|
||||
(version 1)
|
||||
# Custom Design Rules (DRC) for KiCAD 7.0 (Stored in '<project>.kicad_dru' file).
|
||||
#
|
||||
# Matching JLCPCB capabilities: https://jlcpcb.com/capabilities/pcb-capabilities
|
||||
#
|
||||
# KiCad documentation: https://docs.kicad.org/master/id/pcbnew/pcbnew_advanced.html#custom_design_rules
|
||||
#
|
||||
# Inspiration
|
||||
# - https://gist.github.com/darkxst/f713268e5469645425eed40115fb8b49 (with comments)
|
||||
# - https://gist.github.com/denniskupec/e163d13b0a64c2044bd259f64659485e (with comments)
|
||||
|
||||
# TODO new rule: NPTH pads.
|
||||
# Inner diameter of pad should be 0.4-0.5 mm larger than NPTH drill diameter.
|
||||
# JLCPCB: "We make NPTH via dry sealing film process, if customer would like a NPTH but around with pad/copper, our engineer will dig out around pad/copper about 0.2mm-0.25mm, otherwise the metal potion will be flowed into the hole and it becomes a PTH. (there will be no copper dig out optimization for single board)."
|
||||
|
||||
# TODO: new rule for plated slots: min diameter/width 0.5mm
|
||||
# JLCPCB: "The minimum plated slot width is 0.5mm, which is drawn with a pad."
|
||||
|
||||
# TODO new rule: non-plated slots: min diameter/width 1.0mm
|
||||
# JLCPCB: "The minimum Non-Plated Slot Width is 1.0mm, please draw the slot outline in the mechanical layer(GML or GKO)""
|
||||
|
||||
(rule "Track width, outer layer (1oz copper)"
|
||||
(layer outer)
|
||||
(condition "A.Type == 'track'")
|
||||
(constraint track_width (min 0.127mm))
|
||||
)
|
||||
|
||||
(rule "Track spacing, outer layer (1oz copper)"
|
||||
(layer outer)
|
||||
(condition "A.Type == 'track' && B.Type == A.Type")
|
||||
(constraint clearance (min 0.127mm))
|
||||
)
|
||||
|
||||
(rule "Track width, inner layer"
|
||||
(layer inner)
|
||||
(condition "A.Type == 'track'")
|
||||
(constraint track_width (min 0.09mm))
|
||||
)
|
||||
|
||||
(rule "Track spacing, inner layer"
|
||||
(layer inner)
|
||||
(condition "A.Type == 'track' && B.Type == A.Type")
|
||||
(constraint clearance (min 0.09mm))
|
||||
)
|
||||
|
||||
(rule "Silkscreen text"
|
||||
(layer "?.Silkscreen")
|
||||
(condition "A.Type == 'Text' || A.Type == 'Text Box'")
|
||||
(constraint text_thickness (min 0.15mm))
|
||||
(constraint text_height (min 1mm))
|
||||
)
|
||||
|
||||
(rule "Pad to Silkscreen"
|
||||
(layer outer)
|
||||
(condition "A.Type == 'pad' && B.Layer == '?.Silkscreen'")
|
||||
(constraint silk_clearance (min 0.15mm))
|
||||
)
|
||||
|
||||
(rule "Edge (routed) to track clearance"
|
||||
(condition "A.Type == 'track'")
|
||||
(constraint edge_clearance (min 0.3mm))
|
||||
)
|
||||
|
||||
#(rule "Edge (v-cut) to track clearance"
|
||||
# (condition "A.Type == 'track'")
|
||||
# (constraint edge_clearance (min 0.4mm))
|
||||
#)
|
||||
|
||||
# JLCPCB restrictions ambiguous:
|
||||
# Illustration: 0.2 mm, 1&2 layer: 0.3 mm, multilayer: "(0.15mm more costly)"
|
||||
# This rule handles diameter minimum and maximum for ALL holes.
|
||||
# Other specialized rules handle restrictions (e.g. Via, PTH, NPTH)
|
||||
(rule "Hole diameter"
|
||||
(constraint hole_size (min 0.2mm) (max 6.3mm))
|
||||
)
|
||||
|
||||
(rule "Hole (NPTH) diameter"
|
||||
(layer outer)
|
||||
(condition "!A.isPlated()")
|
||||
(constraint hole_size (min 0.5mm))
|
||||
)
|
||||
|
||||
# TODO: Hole to board edge ≥ 1 mm. Min. board size 10 × 10 mm
|
||||
(rule "Hole (castellated) diameter"
|
||||
(layer outer)
|
||||
(condition "A.Type == 'pad' && A.Fabrication_Property == 'Castellated pad'")
|
||||
(constraint hole_size (min 0.6mm))
|
||||
)
|
||||
|
||||
# JLCPCB: "Via diameter should be 0.1mm(0.15mm preferred) larger than Via hole size" (illustration shows diameters for both dimensions)
|
||||
# JLCPCB: PTH: "The annular ring size will be enlarged to 0.15mm in production."
|
||||
(rule "Annular ring width (via and PTH)"
|
||||
(layer outer)
|
||||
(condition "A.isPlated()")
|
||||
(constraint annular_width (min 0.075mm))
|
||||
)
|
||||
|
||||
(rule "Clearance: hole to hole (perimeter), different nets"
|
||||
(layer outer)
|
||||
(condition "A.Net != B.Net")
|
||||
(constraint hole_to_hole (min 0.5mm))
|
||||
)
|
||||
|
||||
(rule "Clearance: hole to hole (perimeter), same net"
|
||||
(layer outer)
|
||||
(condition "A.Net == B.Net")
|
||||
(constraint hole_to_hole (min 0.254mm))
|
||||
)
|
||||
|
||||
(rule "Clearance: track to NPTH hole (perimeter)"
|
||||
# (condition "A.Pad_Type == 'NPTH, mechanical' && B.Type == 'track' && A.Net != B.Net")
|
||||
(condition "!A.isPlated() && B.Type == 'track' && A.Net != B.Net")
|
||||
(constraint hole_clearance (min 0.254mm))
|
||||
)
|
||||
|
||||
(rule "Clearance: track to PTH hole perimeter"
|
||||
(condition "A.isPlated() && B.Type == 'track' && A.Net != B.Net")
|
||||
(constraint hole_clearance (min 0.33mm))
|
||||
)
|
||||
|
||||
# TODO: try combining with rule "Clearance: PTH to track, different nets"
|
||||
(rule "Clearance: track to pad"
|
||||
(condition "A.Type == 'pad' && B.Type == 'track' && A.Net != B.Net")
|
||||
(constraint clearance (min 0.2mm))
|
||||
)
|
||||
|
||||
(rule "Clearance: pad/via to pad/via"
|
||||
(layer outer)
|
||||
# (condition "(A.Type == 'Pad' || A.Type == 'Via') && (B.Type == 'Pad' || B.Type == 'Via') && A.Net != B.Net")
|
||||
(condition "A.isPlated() && B.isPlated() && A.Net != B.Net")
|
||||
(constraint clearance (min 0.127mm))
|
||||
)
|
||||
|
||||
5460
pcb/abyss.kicad_pcb
5460
pcb/abyss.kicad_pcb
File diff suppressed because it is too large
Load Diff
@@ -39,7 +39,7 @@
|
||||
"pads": {
|
||||
"drill": 0.0,
|
||||
"height": 1.5,
|
||||
"width": 1.5
|
||||
"width": 2.5
|
||||
},
|
||||
"silk_line_width": 0.12,
|
||||
"silk_text_italic": false,
|
||||
@@ -226,226 +226,6 @@
|
||||
"cvpcb": {
|
||||
"equivalence_files": []
|
||||
},
|
||||
"erc": {
|
||||
"erc_exclusions": [],
|
||||
"meta": {
|
||||
"version": 0
|
||||
},
|
||||
"pin_map": [
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
2,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
1,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
1,
|
||||
2,
|
||||
1,
|
||||
1,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
0,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
2,
|
||||
1,
|
||||
2,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
2,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
2,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
2,
|
||||
1,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
2,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2
|
||||
]
|
||||
],
|
||||
"rule_severities": {
|
||||
"bus_definition_conflict": "error",
|
||||
"bus_entry_needed": "error",
|
||||
"bus_to_bus_conflict": "error",
|
||||
"bus_to_net_conflict": "error",
|
||||
"different_unit_footprint": "error",
|
||||
"different_unit_net": "error",
|
||||
"duplicate_reference": "error",
|
||||
"duplicate_sheet_names": "error",
|
||||
"endpoint_off_grid": "warning",
|
||||
"extra_units": "error",
|
||||
"footprint_filter": "ignore",
|
||||
"footprint_link_issues": "warning",
|
||||
"four_way_junction": "ignore",
|
||||
"global_label_dangling": "warning",
|
||||
"hier_label_mismatch": "error",
|
||||
"label_dangling": "error",
|
||||
"label_multiple_wires": "warning",
|
||||
"lib_symbol_issues": "warning",
|
||||
"lib_symbol_mismatch": "warning",
|
||||
"missing_bidi_pin": "warning",
|
||||
"missing_input_pin": "warning",
|
||||
"missing_power_pin": "error",
|
||||
"missing_unit": "warning",
|
||||
"multiple_net_names": "warning",
|
||||
"net_not_bus_member": "warning",
|
||||
"no_connect_connected": "warning",
|
||||
"no_connect_dangling": "warning",
|
||||
"pin_not_connected": "error",
|
||||
"pin_not_driven": "error",
|
||||
"pin_to_pin": "warning",
|
||||
"power_pin_not_driven": "error",
|
||||
"same_local_global_label": "warning",
|
||||
"similar_label_and_power": "warning",
|
||||
"similar_labels": "warning",
|
||||
"similar_power": "warning",
|
||||
"simulation_model_issue": "ignore",
|
||||
"single_global_label": "ignore",
|
||||
"unannotated": "error",
|
||||
"unconnected_wire_endpoint": "warning",
|
||||
"unit_value_mismatch": "error",
|
||||
"unresolved_variable": "error",
|
||||
"wire_dangling": "error"
|
||||
}
|
||||
},
|
||||
"libraries": {
|
||||
"pinned_footprint_libs": [],
|
||||
"pinned_symbol_libs": []
|
||||
@@ -612,127 +392,18 @@
|
||||
"gencad": "",
|
||||
"idf": "",
|
||||
"netlist": "",
|
||||
"plot": "",
|
||||
"plot": "out/",
|
||||
"pos_files": "",
|
||||
"specctra_dsn": "",
|
||||
"step": "",
|
||||
"step": "abyss.stl",
|
||||
"svg": "",
|
||||
"vrml": ""
|
||||
},
|
||||
"page_layout_descr_file": ""
|
||||
},
|
||||
"schematic": {
|
||||
"annotate_start_num": 0,
|
||||
"bom_export_filename": "${PROJECTNAME}.csv",
|
||||
"bom_fmt_presets": [],
|
||||
"bom_fmt_settings": {
|
||||
"field_delimiter": ",",
|
||||
"keep_line_breaks": false,
|
||||
"keep_tabs": false,
|
||||
"name": "CSV",
|
||||
"ref_delimiter": ",",
|
||||
"ref_range_delimiter": "",
|
||||
"string_delimiter": "\""
|
||||
},
|
||||
"bom_presets": [],
|
||||
"bom_settings": {
|
||||
"exclude_dnp": false,
|
||||
"fields_ordered": [
|
||||
{
|
||||
"group_by": false,
|
||||
"label": "Reference",
|
||||
"name": "Reference",
|
||||
"show": true
|
||||
},
|
||||
{
|
||||
"group_by": false,
|
||||
"label": "Qty",
|
||||
"name": "${QUANTITY}",
|
||||
"show": true
|
||||
},
|
||||
{
|
||||
"group_by": true,
|
||||
"label": "Value",
|
||||
"name": "Value",
|
||||
"show": true
|
||||
},
|
||||
{
|
||||
"group_by": true,
|
||||
"label": "DNP",
|
||||
"name": "${DNP}",
|
||||
"show": true
|
||||
},
|
||||
{
|
||||
"group_by": true,
|
||||
"label": "Exclude from BOM",
|
||||
"name": "${EXCLUDE_FROM_BOM}",
|
||||
"show": true
|
||||
},
|
||||
{
|
||||
"group_by": true,
|
||||
"label": "Exclude from Board",
|
||||
"name": "${EXCLUDE_FROM_BOARD}",
|
||||
"show": true
|
||||
},
|
||||
{
|
||||
"group_by": true,
|
||||
"label": "Footprint",
|
||||
"name": "Footprint",
|
||||
"show": true
|
||||
},
|
||||
{
|
||||
"group_by": false,
|
||||
"label": "Datasheet",
|
||||
"name": "Datasheet",
|
||||
"show": true
|
||||
}
|
||||
],
|
||||
"filter_string": "",
|
||||
"group_symbols": true,
|
||||
"include_excluded_from_bom": true,
|
||||
"name": "Default Editing",
|
||||
"sort_asc": true,
|
||||
"sort_field": "Reference"
|
||||
},
|
||||
"connection_grid_size": 50.0,
|
||||
"drawing": {
|
||||
"dashed_lines_dash_length_ratio": 12.0,
|
||||
"dashed_lines_gap_length_ratio": 3.0,
|
||||
"default_line_thickness": 6.0,
|
||||
"default_text_size": 50.0,
|
||||
"field_names": [],
|
||||
"intersheets_ref_own_page": false,
|
||||
"intersheets_ref_prefix": "",
|
||||
"intersheets_ref_short": false,
|
||||
"intersheets_ref_show": false,
|
||||
"intersheets_ref_suffix": "",
|
||||
"junction_size_choice": 3,
|
||||
"label_size_ratio": 0.375,
|
||||
"operating_point_overlay_i_precision": 3,
|
||||
"operating_point_overlay_i_range": "~A",
|
||||
"operating_point_overlay_v_precision": 3,
|
||||
"operating_point_overlay_v_range": "~V",
|
||||
"overbar_offset_ratio": 1.23,
|
||||
"pin_symbol_size": 25.0,
|
||||
"text_offset_ratio": 0.15
|
||||
},
|
||||
"legacy_lib_dir": "",
|
||||
"legacy_lib_list": [],
|
||||
"meta": {
|
||||
"version": 1
|
||||
},
|
||||
"net_format_name": "",
|
||||
"page_layout_descr_file": "",
|
||||
"plot_directory": "",
|
||||
"space_save_all_events": true,
|
||||
"spice_current_sheet_as_root": false,
|
||||
"spice_external_command": "spice \"%I\"",
|
||||
"spice_model_current_sheet_as_root": true,
|
||||
"spice_save_all_currents": false,
|
||||
"spice_save_all_dissipations": false,
|
||||
"spice_save_all_voltages": false,
|
||||
"subpart_first_id": 65,
|
||||
"subpart_id_separator": 0
|
||||
"legacy_lib_list": []
|
||||
},
|
||||
"sheets": [],
|
||||
"text_variables": {}
|
||||
|
||||
Reference in New Issue
Block a user